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Abstract: In this paper, a new configuration suitable for realization of differential input-
differential output first order, second order all-pass and notch filters with high CMRR is given. 
The proposed configuration uses two negative type second-generation current conveyors (CCII-), 
and three admittances. Two first order and one second order all-pass filters and a notch filter 
(tunable if current controlled conveyor CCCII is used) are extracted from the proposed 
configuration. Tracking error, element mismatch, sensitivity analysis, simulation and 
experimental results are included. 
 
1. INTRODUCTION 
All-pass filters, also called phase equalizers are widely used for phase shifting while keeping the 
amplitude of input signal constant over the frequency range of interest. They can be used to 
equalize the undesired phase change as a result of processing the signal; they can also be used in 
the synthesis of multiphase oscillators. Notch filters on the other hand are used to eliminate a 
single frequency called the notch frequency. 
Several all-pass and notch filter realizations using active elements are available in the literature 
[1-18]. These circuits use active elements such as second-generation current conveyors (CCII) 
[1-7, 9-11, 15, 17], operational amplifiers [12, 17], current differencing buffered amplifiers 
(CDBA) [13], four terminal floating nullors (FTFN) [8,14], third-generation current conveyors 
(CCIII) [16, 18] together with passive elements. However all of these phase equalizers are single 
input-single output structures [1-18]. 
Due to recent advances in integrated circuit technology it is possible to place analog as well as 
digital components on the same chip, thus obtaining mixed–mode signal processing circuits. 
Mixed-mode signal processing attracts increasing attention since it simplifies design, enables 
compactness and reduces cost. However signal interference from the digital to the analog part 
remains a serious problem to overcome; hence, for such circuits differential building blocks are 
accepted as a good solution. Therefore it is desired to process signals in differential form rather 
than simply as referenced to ground. Another advantage of differential operation over the single-
ended case is that the amplitude of the signal increases by a factor of 2 [19]. 
An important parameter of differential active structures is the common-mode rejection ratio 
(CMRR). Differential signals have the advantage of canceling common-mode interference from 
unwanted signals and/or noise.  
This paper presents a general configuration for realizing differential-input differential-output 
voltage-mode all-pass/notch filter circuits in Section 2; it consists of two CCIIs and three 
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admittances and, has very high CMRR, independent of matching element values. In Section 3, 
two first order, one second order all-pass and notch low sensitivity filter circuits are derived. In 
all of the filter circuits the CCIIs can be replaced by a current controlled conveyor (CCCII); one 
of these filter circuits has only external capacitors, which makes it much more feasible for IC 
implementation. For all the circuits the pole frequency can be controlled electronically by 
adjusting the bias currents of the CCCIIs without disturbing the unity gain of the filter. The 
advantages of the configuration are exhibited by considering the effects of the tracking error and 
element mismatch on the output, CMRR and differential gain, in Section 4. Section 5 contains 
comparative simulation results of all the filter circuits using transistor level implementation for 
the current conveyors. In Section 6 two of the proposed filters are constructed practically, while 
Section 7 concludes the paper. 
2. THE PROPOSED CONFIGURATION 
CCII has become very popular because of its high performance coupled with functional 
versatility. It has led to a wide application for implementation of high performance electronic 
functions operating in voltage mode or current mode [20]. 
The circuit symbol of CCII is shown in Fig. 1 and its terminal relations in expression (1): 
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Figure 1. Circuit symbol of the CCII. 
The symbol of the CCCII proposed in [21] is shown in Fig. 2 and is characterized by: 
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Figure 2. Circuit symbol of CCCII. 
Here the parasitic resistance xR  is the input resistance at terminal X and for BJT realizations it 
can be expressed as 
o
T
x I
VR
2
       (3) 
where VT  is the thermal voltage and I0  is the bias current of the CCCII [21]. 
Conventionally the + or  signs of IZ in equalities (1) and (2) denote the positive and negative 
type of current conveyors respectively. 
The proposed general differential configuration is presented in Fig. 3. The differential input is 
connected to the Y terminals of the conveyors and the differential output voltage is taken across 
the Z terminals. 
 
Figure 3. Proposed differential configuration. 
Defining 21 iiid VVV  , 2
21 ii
ic
VVV  , and 21 oood VVV  , routine analysis of the circuit yields 
the outputs as: 
idico VY
YVV )
2
1(
1
2
1       (4) 
 5
idico VY
YVV )ˆ2
1(
1
2
2       (5) 
Then the differential output is: 
idoood VYY
YYYYYVVV
11
11211
21 ˆ
)ˆ(ˆ     (6) 
If the output odV  is expressed in terms of idV  and icV  as 
iccmiddmod VAVAV       (7) 
then, 
11
11211
YˆY
)YˆY(YYˆYAdm
      (8) 
and  
0cmA        (9) 
are obtained. Note that the common-mode gain (Acm) of the circuit is equal to zero, 
independent of passive elements mismatches. Therefore the common-mode rejection ratio of 
the filter can be found theoretically as 

cm
dm
A
ACMRR 10log20      (10) 
which implies that the circuit has potentially high CMRR. 
3. FILTER CIRCUITS DERIVED FROM THE CONFIGURATION 
From the proposed differential configuration given in Fig. 3, different realizations for all-pass 
and notch filters can be extracted. 
3.1. First Order All-Pass Sections 
If in Fig. 3, the admittances are taken to be 
1
1
1
RY  , 11
1ˆ
RY   and 
2
2
2 1
1
sCR
Y   then the 
configuration yields a first-order RC all-pass filter; the filter circuit is shown in Fig. 4. 
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Figure 4. High CMRR first order RC All-Pass Filter. 
Single ended and differential outputs of the circuit are obtained as: 
 
)1(2
)2(1)1(2
2
212
1 CsR
VCsRRVCsRV idico 
    (11) 
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)2(1)1(2
2
212
2 CsR
VCsRRVCsRV idico 
    (12) 
idod VCsR
CsRRV
2
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1
)2(1

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By expressing the output odV  as given in (7) 
CsR
Cs)RR(Adm
2
21
1
21

      (14) 
and  
0cmA        (15) 
result. Selecting R1=R2=R the differential transfer function reduces to 
RCs
RCs
V
V
id
od


1
1       (16) 
and the filter has the following phase response 
)arctan(2)( CR       (17) 
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Equation (16) implies that the proposed circuit realizes transfer functions of a first order voltage 
mode all-pass filter with a gain of unity in magnitude. From equation (17) it can be seen that the 
circuit yields a phase shift from 0o to -180o.  
By RC-CR transformation, namely letting 11 sCY  , 11ˆ sCY   and 
2
2 1
1
sCR
Y   in the 
configuration shown in Fig. 3, a new first-order all-pass filter can be obtained as shown in Fig. 5. 
 
Figure 5. High CMRR first order filter after RC-CR transformation. 
Routine analysis of the circuit shown in Fig. 5 yields for the outputs of the circuit 
 
)1(2
2)1(2
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1 sRCC
VRsCCCCVsRCC
V idico 
 ,   (18) 
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 ,   (19) 
and 
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for the differential output. Then differential and common mode gains are: 
sRC
sRC
C
C
Adm
2
2
1
2
1
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

      (21) 
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and 
0cmA       (22) 
Note that the common-mode gain (Acm) of the circuit is always equal to zero. Selecting C1=C2=C 
the differential transfer function reduces to 
RCs
RCs
V
V
id
od


1
1
     (23) 
and the filter has the following phase response 
)arctan(2180)( CR      (24) 
From (23) and (24) it can be seen that the circuit realizes a first order voltage mode all-pass filter 
with a gain of unity in magnitude and yields a phase shift from 180o to 0o. 
The pole frequency for both circuits shown in Figs. 4 and 5 is found as: 
RC
f p 2
1        (25) 
From equation (25) one can realize that the pole frequency can be adjusted by changing the value 
of the capacitor C or the resistor R without disturbing the unity gain of the phase equalizer. 
Moreover the sensitivity of the pole frequency is: 1 pp fCfR SS . 
In order to obtain a circuit more suitable for IC implementation, CCCII-s are used instead of 
CCII-s in the circuit of Fig. 5 resulting in a realization using only external capacitors as shown in 
Fig. 6. In fact in the circuit shown in Fig. 6, the parasitic resistances at terminals X of the  
CCCII-s replace the resistor R in the circuit shown in Fig. 5.  
 
Figure 6. High CMRR first order only C all-pass filter. 
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All the equalities (18)-(25) are valid for the proposed circuit shown in Fig. 6 by replacing R with 
Rx1+Rx2; the transfer function becomes: 
CsRR
CsRR
V
V
xx
xx
id
od
)(1
)(1
21
21

      (26) 
with phase response 
))(arctan(2180)( 21 xx RRC      (27) 
and pole frequency 
CRR
f
xx
p )(2
1
21 
       (28) 
From equality (28) one can easily deduce that the pole frequency of the circuit can be adjusted 
by changing the value of the capacitor C and/or the electronically adjustable resistors Rx1, Rx2 
according to (3), without disturbing the unity gain property. 
3.2. Second Order Realizations 
The proposed configuration can be used for realizing second order filters. By choosing, 
1
1
11
1ˆ sC
R
YY   and 
2
2
2 1
1
sCR
Y   for the admittances shown in Fig. 3 a second order all-
pass/notch filter can be obtained as shown in Fig. 7. 
 
Figure 7. High CMRR second order All-Pass/Notch Filter. 
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The differential output voltage in this case is given by 
idoood V
CCRR
s
CRCR
s
CCRR
s
CRCCR
CCs
VVV
21211122
2
212111212
122
21 1)11(
1)1
2
(


   (29) 
By expressing the output odV  as given in (7) 
21211122
2
212111212
122
111
112
CCRR
s)
CRCR
(s
CCRR
s)
CRCCR
CC(s
Adm


    (30) 
and  
0cmA       (31) 
are obtained. 
3.2.1. All-Pass-Section 
For realizing the second order all-pass filter the following condition must be satisfied: 
112211212
12 1112
CRCRCRCCR
CC  ,    (32) 
which forces the following relation between resistor values  
1
2
1
2 )1( RC
C
R       (33) 
Then the filter has the phase response: 
2
2121
1122
1
)11(
arctan2)(






CCRR
CRCR     (34) 
As opposed to the first order realizations this circuit yields a phase shift from 0o to -360o and 
better pole frequency sensitivity. The pole frequency and the related sensitivities are: 
21212
1
CCRR
f p        (35) 
2/1 p
i
p
i
f
C
f
R SS  for i=1,2. 
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3.2.2. Notch Filter 
Another advantage of the circuit shown in Fig. 7 is its tunability by adjusting the value of resistor 
R2 (via the bias current I0  in the BJT implementation) to obtain a notch filter. Using: 
1
2
1
2 )2( RC
C
R       (36) 
in the expression (30) for the gain yields: 
21211122
2
2121
2
111
1
CCRR
s)
CRCR
(s
CCRR
s
Adm


     (37) 
As implied by (37) the notch frequency occurs at
21212
1
CCRR
f n   with same sensitivities. 
4. TRACKING ERROR AND MISMATCH ANALYSIS 
Taking into account the current conveyor non-idealities the terminal relations in (1) can be 
expressed as 
IZ=IX       VX=VY   and  IY=0    (36) 
where =1-i and =1-v. Here i and v (i<<1 and v<<1) represent the current and voltage 
tracking errors of the current conveyors, respectively. Reanalyzing the proposed configuration 
shown in Fig. 3 and expressing the output in the form given in (7) yield: 
 
idicoood VYY
YYYY
V
YY
YYYY
VVV 


 
11
21121221
11
21121212
21 ˆ2
)ˆ)((
1ˆ
)ˆ)(( 
  (37) 
 
2
1 21121221
)YZYZˆ)((Adm
      (38) 
and  
)ˆ)(( 21121212 YZYZAcm                (39) 
where Z=1/Y. Note that: 
i) Z1, 21 ,ˆ YZ , being rational functions, the denominator in (38) therefore all pole frequencies are 
independent of tracking errors and the notch frequency is independent of voltage tracking 
errors 21 ,  . 
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ii) in this case the common-mode gain (Acm) of the configuration is not equal to zero. The 
common-mode rejection ratio of the filter can be found theoretically as: 
)ˆ)((2
)ˆ)((ˆ2
log20log20
21121212
2112122111
1010 YYYY
YYYYYY
A
A
CMRR
cm
dm



   (40) 
which shows that the CMRR of the filter has a very high value because both of the parameters 
1 and 2 are close to unity, 
iii) for nominal values of all parameters Vod is related to Vid by: 
Vod = (1 2Z1Y2) Vid       (41) 
In the sequel 121    will be assumed to simplify the analysis and not without justification 
since the designer must exercise special care to ensure the rejection of the common mode 
voltage at the output as expressed in (37). 
Letting 111ˆ ZZZ   and odod VV   for the disturbed output, 
  idiiodod VYZZYZVV )1()()1(1 2211121     (42) 
and using (41) equality (43) is obtained for the deviation in the output. 
  idiiiod VYZZV 212121 )1()(          (43) 
Neglecting second order terms and that |1 2Z1Y2| = 1, the expression for the relative error 
then becomes : 
21
1
1
21 )( YZZ
Z
V
V
ii
od
od                    (44) 
To get a feeling of what equality (44) means let 021  ii  , then CjR
Z
V
V
od
od


/12
1
 which 
decreases in the worst case to 
2
1
R
Z
V
V
od
od    as   e.g. for R2=Rx1 + Rx2 = 1300(as is the 
case for only C all-pass filter simulation with AII oo 2021   for CCCIIs), 
1300
1Z
V
V
od
od   , a very small deviation at the output 
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5. SIMULATION RESULTS 
All the circuits have been simulated using the SPICE simulation program to verify the theoretical 
analysis. 
5.1. First Order RC All-Pass Filter Simulation  
For the conveyor CCII- in the first order all-pass filter the schematic implementation shown in 
Fig. 8 [22] with a DC supply voltage 5.2 V has been used. 
 
Figure 8. CMOS implementation of the CCII-. 
Transistors are simulated using 0.35m TSMC CMOS technology with parameters given in 
Table 1. and dimensions in Table 2. For the first order all-pass filter shown in Fig. 4 the element 
values are selected as: C=100pF and R1=R2=10k, IB1=200A, IB2=100A which result in a 90o 
phase shift at fp=158.8 kHz and is very close to its ideal value (fp=159.1 kHz). 
The magnitude and phase characteristics of the simulated circuit are shown in Fig. 9 from which 
it can be seen that the simulation results agree quite well with the theoretical analysis. 
 
Table 1. 0.35m TSMC Model parameters of MOS transistors  
.MODEL NM NMOS (LEVEL=3 TOX=7.9E-9 NSUB=1E17 GAMMA=0.5827871 PHI=0.7 VTO=0.5445549  
+ DELTA=0 UO=436.256147 ETA=0 THETA=0.1749684 KP=2.055786E-4 VMAX=8.309444E4  
+ KAPPA=0.2574081 RSH=0.0559398 NFS=1E12 TPG=1 XJ=3E-7 LD=3.162278E-11 WD=7.046724E-8  
+ CGDO=2.82E-10 CGSO=2.82E-10 CGBO=1E-10 CJ=1E-3 PB=0.9758533 MJ=0.3448504 CJSW=3.777852E-10  
+ MJSW=0.3508721) 
 
.MODEL PM PMOS (LEVEL=3 TOX=7.9E-9 NSUB=1E17 GAMMA=0.4083894 PHI=0.7 VTO=-0.7140674  
+ DELTA=0 UO=212.2319801 ETA=9.999762E-4 THETA=0.2020774 KP=6.733755E-5 VMAX=1.181551E5 
+ KAPPA=1.5 RSH=30.0712458 NFS=1E12 TPG=-1 XJ=2E-7 LD=5.000001E-13 WD=1.249872E-7 
+ CGDO=3.09E-10 CGSO=3.09E-10 CGBO=1E-10 CJ=1.419508E-3 PB=0.8152753 MJ=0.5 
+ CJSW=4.813504E-10 MJSW=0.5) 
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Table 2. Transistor dimensions of the CCII-. 
Transistor W [m] L [m] 
M1, M2 24 0.35 
M3, M4, M6, M7 10 1.5 
M5, M8 M9 15 1.5 
 
 
 
Figure 9. The magnitude and phase characteristics of the first order all-pass filter of Figure 4. 
5.2 First order only C All-Pass Filter Simulation  
The only C filter shown in Fig. 6 has been simulated using the CCCII- schematic implementation 
shown in Fig. 10 [21] with a DC supply voltage of  2.5 V. 
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Figure 10. Schematic implementation for the CCCII. 
The PNP and the NPN transistors have been simulated using the parameters of the PR100N and 
NR100N bipolar transistors [23]; they are shown in Table 3. 
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Table 3. Model parameters of BJT’s NR100N and PR100N  
.MODEL NR100N NPN (IS=121E-018 BF=137.5 VAF=159.4 IKF=6.974E-3 ISE=36E-16 
+ NE=1.713 BR=0.7258 VAR=10.73 IKR=2.198E-3 RE=1 RB=524.6 RBM=25 RC=50 
+ CJE=0.214E-12 VJE=0.5 MJE=0.28 CJC=0.983E-13 VJC=0.5 MJC=0.3 XCJC=0.034 
+ CJS=0.913E-12 VJS=0.64 MJS=0.4 FC=0.5 TF=0.425E-9 TR=0.425E-8 EG=1.206 
+ XTB=1.538 XTI=2) 
 
.MODEL PR100N PNP (IS=73.5E-018 BF=110 VAF=51.8 IKF=2.359E-3 ISE=25.1E-16 
+ NE=1.650 BR=0.4745 VAR=9.96 IKR=6.478E-3 RE=3 RB=327 RBM=24.55 RC=50 
+ CJE=0.180E-12 VJE=0.5 MJE=0.28 CJC=0.164E- 12 VJC=0.8 MJC=0.4 XCJC=0.037 
+ CJS=1.03E-12 VJS=0.55 MJS=0.35 FC=0.5 TF=0.610E-9 TR=0.610E-8 EG=1.206 + XTB=1.866 XTI=1.7) 
 
The element values are selected as: C=200pF, Io1=Io2=20A (Rx1=Rx2=650) which result in a 
90o phase shift at fp=608 kHz and is very close to its ideal value (fp=612.1kHz). Magnitude and 
phase characteristics of the simulated circuit are shown in Fig. 11 and the simulation results 
agree quite well with the theoretical analysis. 
 
Figure 11. The magnitude and phase characteristics of the only C all-pass filter. 
 
5.3 Second Order All-Pass Filter Simulation  
 
The second order all-pass circuit shown in Fig. 7, has been simulated with the schematic 
implementation shown in Fig. 8 and MOS model parameters and dimensions given in Table 1 
and 2, respectively. The element values are selected as: C2=2C1=100pF and R1=2R2=20k, 
IB1=200A, IB2=100A which result in a 180o phase shift at fp=160 kHz and is very close to its 
ideal value (fp=159.1 kHz). Magnitude and phase characteristics of the simulated circuit are 
shown in Fig. 12 and the simulation results agree quite well with the theoretical analysis. 
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Figure 12. The Magnitude and Phase characteristics of the second-order all-pass filter. 
5.4 Notch Filter Simulation  
Keeping the same element values as for second order all-pass filter but changing R2 to 30 k the 
characteristic shown in Fig. 13 is obtained for the notch filter. The theoretical notch frequency 
being fn=91.8 kHz, the simulated notch frequency was found to be fn=90.2 kHz showing very 
good agreement. 
 
Figure 13. Magnitude characteristic of the notch filter. 
6. EXPERIMENTAL RESULTS 
The first and second order RC all-pass filters shown in Figs. 4 and 7 are constructed on 
National Instrument experimental board (Elvis) using AD844-type current conveyor (CCII+) 
IC of Analog Devices, 1% tolerance discrete resistors and polystyrene capacitors. The supply 
voltages are chosen as 5V. To implement a CCII- , two CCII+ are used as shown in Fig. 14. 
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Figure 14. Implementation of a CCII- using two CCII+. 
The circuit of Fig. 4 is constructed with R1=R2=10k, C=10nF. The experimental result shows 
that the input and output signals are in 90o phase difference at a pole frequency of 1.60 kHz as 
shown in Fig. 15. 
Fig. 16 shows the experimental results for the circuit of Fig. 7 obtained with R1=2R2=20k, 
C2=2C1= 10nF which results in a 180o phase difference between input and output signals at the 
circuit pole frequency 1.60kHz. 
 
 
Figure 15. Experimental results of the first order RC all-pass filter (vertical scale: 
100mV/divider, horizontal scale: 200µs/divider, blue color: output; green color: input). 
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Figure 16. Experimental results of the second order all-pass filter (vertical scale: 
100mV/divider, horizontal scale: 200µs/divider, blue color: output; green color: input). 
 
7. CONCLUSION 
In this paper a fully differential high CMRR general configuration for realizing first and 
second order all-pass and notch filters has been presented. The proposed configuration contains 
two CCII-s and three admittances. Two realizations for first order all-pass filter and one 
realization for second order all-pass filter have been given; it has been also shown that the 
second order filter can be tuned to behave like a notch filter. The pole frequency of the 
proposed filters and the notch frequency can be changed without disturbing the gain of the 
circuit. The non-ideality effects of current conveyors and element mismatches on the CMRR, 
voltage gains, pole and notch frequencies of the filters have been investigated and shown to be 
of negligible effect. The experimental and simulation results are given and shown to be in good 
agreement with theoretical analysis. 
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